

## Summer School :: July 5, 2017 (Wednesday)

9:30–10:15	Reversible Logic: From Foundations to Frontiers <i>Bhargab Bhattacharyya, Indian Statistical Institute Calcutta, India</i>
10:15–11:00	Algebra for Reversible Logic Circuits <i>M. H. A. Khan, East West University, Dhaka, Bangladesh</i>
11:30–12:15	Adiabatic Circuits <i>Michael P. Frank, Sandia National Laboratories, USA</i>
12:15–13:00	Reversible Programming Models and Paradigms <i>Kalyan S. Perumalla, Oak Ridge National Laboratory, USA</i>
13:45–15:30	Reversible Logic Synthesis and RevKit <i>Mathias Soeken, École Polytechnique Fédérale de Lausanne (EPFL), Switzerland</i>
16:00–16:45	Reversible Circuit Testing <i>Debesh Das, Jadavpur University, Kolkata, India</i>
16:45–17:45	Applications of Reversible Circuits and Directions for Future Work <i>Robert Wille, Johannes Kepler University Linz, Austria</i>

## Conference Day 1 :: July 6, 2017 (Thursday)

9:00–9:15	<b>Inauguration</b>
9:15–10:15	<b>Invited Talk 1</b> Relating the Limits of Computational Reversibility to Emergence <i>Kalyan S. Perumalla, Oak Ridge National Laboratory, Tennessee, USA</i>
10:45–12:35	<b>Session I: Foundations</b> <ul style="list-style-type: none"> <li>• Foundations of Generalized Reversible Computing, <i>M. P. Frank</i></li> <li>• Reversible Nondeterministic Finite Automata, <i>M. Holzer, M. Kutrib</i></li> <li>• Capacitive-based Adiabatic Logic, <i>A. Galisultanov, Y. Perrin, H. Fanet, G. Pillonnet</i></li> <li>• Implementing Reversible Object-Oriented Language Features on Reversible Machines, <i>T. Haulund, T. Mogensen, R. Glück</i></li> </ul>
13:35–15:25	<b>Session II: Reversible Circuits I</b> <ul style="list-style-type: none"> <li>• Designing Parity Preserving Reversible Circuits, <i>G. Paul, A. Chattopadhyay, C. Chandak</i></li> <li>• REVS: A tool for space-optimized reversible circuit synthesis, <i>A. Parent, M. Roetteler, K. Svore</i></li> <li>• Optimizing the Reversible Circuits using Complementary Control Line Transformation, <i>Sai Phaneendra P, C. Vudadha and M.B. Srinivas</i></li> <li>• Towards VHDL-based Design of Reversible Circuits, <i>Z. Al-Wardi, R. Wille, R. Drechsler</i></li> </ul>
15:55–17:15	<b>Session III: Reversible Circuits II</b> <ul style="list-style-type: none"> <li>• Test Pattern Generation Effort Evaluation of Reversible Circuits, <i>A. Kole, R. Wille, K. Datta, I. Sengupta</i></li> <li>• An ESOP Based Cube Decomposition Technique for Reversible Circuits, <i>Sai Phaneendra P, C. Vudadha, M.B. Srinivas</i></li> <li>• Controlled and Uncontrolled SWAP Gates in Reversible Logic Synthesis, <i>M.A. Nashiry, M.H.A. Khan, J. E. Rice</i></li> </ul>
18:00–21:30	<b>Banquet Speech</b> :: <i>Gerhard Dueck, University of New Brunswick, Canada</i> <b>Cultural Function + Banquet Dinner</b>

## Conference Day 2 :: July 7, 2017 (Friday)

9:15–10:15	<b>Invited Talk 2</b> Tools for Quantum and Reversible Circuit Compilation <i>Martin Roetteler, Microsoft Research Redmond, USA</i>
10:45–12:35	<b>Session IV: Quantum Circuits and Testing</b> <ul style="list-style-type: none"> <li>• Exact Global Reordering for Nearest Neighbor Quantum Circuits Using A*, <i>A. Zulehner, S. Gasser, R. Wille</i></li> <li>• Improved Decomposition of Multiple-Control Ternary Toffoli Gates using Muthukrishnan-Stroud Quantum Gates, <i>P.M.N. Rani, A. Kole, K. Datta, I. Sengupta</i></li> <li>• A method to reduce resources for quantum error correction, <i>R. Majumdar, S. Basu, S. Sur-Kolay</i></li> <li>• Automatic Test Pattern Generation for Multiple Missing Gate Faults in Reversible Circuits, <i>A.P. Surhonne, A. Chattopadhyay, R. Wille</i></li> </ul>
13:35–15:00	<b>Session V: Quantum Circuits</b> <ul style="list-style-type: none"> <li>• Efficient Construction of QMDDs for Irreversible, Reversible, and Quantum Functions, <i>P. Niemann, A. Zulehner, R. Wille, R. Drechsler</i></li> <li>• Improving Synthesis of Reversible Circuits: Exploiting Redundancies in Paths and Nodes of QMDDs, <i>A. Zulehner, R. Wille</i></li> <li>• Design of Efficient Quantum Circuits using Nearest Neighbor Constraint in 2D Architecture, <i>L. Marbaniang, A. Kole, K. Datta, I. Sengupta</i></li> </ul>
15:30–16:15	<b>Open Discussion Session</b>
16:15–16:30	<b>Closing Session</b>